AMD "Medusa Point" With 10-Core, 20-Thread CPU Configuration Surfaces
AMD's "Medusa Point" APU has surfaced on Geekbench, showcasing a 10-core, 20-thread configuration divided into two clusters: four "Zen 6" cores and…
Why am I seeing this Ranked on source trust — TechPowerUp
It ranks mainly on source trust: TechPowerUp is the most reliable outlet we track on this subject, and is the only one on the story so far.
Single-sourced. No second organisation has confirmed it yet.
Link-outLink-out, because only one organisation carries it and no first-party source is on it. Link-out means we point at the publisher and say nothing of our own.
| Factor | Weight | Score | Contribution | Where it came from |
|---|---|---|---|---|
| Corroboration | 0.35 | 0.39 | +0.135 26% | 1 independent org on the story. Tier-3 aggregators never corroborate — they can show something is circulating, never that it is true. |
| Source trustleads | 0.25 | 0.80 | +0.200 38% | TechPowerUp is the highest-trust source on this story. Trust is taken from the best source, not averaged. |
| Pickup rate | 0.20 | 0.00 | +0.000 0% | One counted organisation, so there is no spread to measure — nothing has picked this up to set a rate. |
| Freshness | 0.20 | 0.96 | +0.193 36% | Halves every 10 hours from the newest item on the story. This is the only factor that rewards a story for nothing more than being recent. |
Corroboration counts distinct organisations, once each, and only from tiers 1 and 2. Freshness halves every 10 hours, so this ranking is a snapshot and will differ at the next build.
AMD's "Medusa Point" APU combines ten cores and twenty threads across two different core types: four "Zen 6" cores paired with six "Zen 6c" cores. Each core has 32 KB of L1 instruction cache and 48 KB of L1 data cache, with 1 MB of L2 cache per core. All cores share a single 16 MB L3 cache. The processor showed a base frequency of 2.0 GHz in testing.
The chip includes full AVX-512 support with AVX512-FP16 and AVX512-VNNI extensions, plus AVX-VNNI instructions. A test system paired the APU with 64 GB of quad-channel DDR5 memory running at 5,188 MT/s. The Geekbench listing showed a maximum frequency of 1996 MHz, though this likely reflects early silicon rather than final specifications.
"Medusa Point" is expected to feature a GPU variant called "RDNA 4m" designed for mobile devices. The integrated graphics use the "GFX1170" GPU, which is based on "RDNA 3" architecture with additional "RDNA 4" components. This hybrid approach enables support for FSR 4 technology on the APU.
What happened
AMD's "Medusa Point" APU has surfaced on Geekbench, showcasing a 10-core, 20-thread configuration divided into two clusters: four "Zen 6" cores and six "Zen 6c" cores. This suggests that AMD will continue its hybrid approach with two different core types. Each core is equipped with 32 KB of L1 instruction cache, 48 KB of L1 data cache, and 1 MB of L2 cache, while all cores share a single 16 MB L3 cache. The sample shows a base frequency of 2.0 GHz, and Geekbench lists the maximum frequency at just 1996 MHz, which is likely a misreading of early silicon rather than its actual boost clock. The instruction set confirms full AVX-512 support, including the AVX512-FP16 and AVX512-VNNI extensions, along with AVX-VNNI.
How this story arrived
Ordered by when each source was first observed, which is what the velocity figure is computed from. Publishers backdate; observed order does not.
- 01 Techpowerup first seen AMD "Medusa Point" With 10-Core, 20-Thread CPU Configuration Surfaces
Overclock clusters coverage from independent sources and grades it automatically. The figures above are computed, not editorial. This page summarises and links to reporting by the outlets named — follow the links for the original work.